

Notice of References Cited	Application/Control No. 10/604,277	Applicant(s)/Patent Under Reexamination BEDNAR ET AL.	
	Examiner Binh C. Tat	Art Unit 2825	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-6,711,071	03-2004	Mizuno et al.	365/189.09
*	B	US-6,937,496	08-2005	Mizuno et al.	365/115
*	C	US-6,820,240	11-2004	Bednar et al.	716/1
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Bednar et al (IEEE Managing Power and Performance for System-on-Chip Designs using Voltage Islands 2002)
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.